COURSE			,	YEAR (	<b>DF</b>			
CODE	COURSE NAME	L-T-P-C	INT	RODUC	CTION			
EC361	Digital System Design	3-0-0-3		2016				
Prerequisite: EC207 Logic Circuit Design								
Course objectives:								
	study synthesis and design of CSSN							
	To study synthesis and design of ASC							
	udy hazards and design hazard free circui	ts						
	4. To study PLA folding							
Syllabus:								
Clocked synchronous networks, asynchronous sequential circuits, Hazards, Faults, PLA,								
CPLDs and FPGA								
Expected o	itcome:							
The student	The student will be able:							
	1. To analyze and design clocked synchronous sequential circuits							
	nalyze and design asynchronous sequential							
	pply their knowledge in diagnosing faults in the terpret architecture of CPLDs and FPGA	a digital circuit	s, pla	L				
Text Books	1							
	d G Givone, Digital Principles & Design, Tata McGraw Hill, 2003							
	F Wakerly, Digital Design, Pearson Education, Delhi 2002							
3. John M	Yarbrough, Digital Logic Applications and	Design, Thom	son Le	arning				
References:								
	n Abramovici, Melvin A. Breuer and Arthur D. Friedman, Digital Systems Testing							
	estable Design, John Wiley & Sons Inc.							
	s Mano, M.D.Ciletti, Digital Design, 5 <sup>th</sup> Edition, PHI.							
	Biswas, Logic Design Theory, PHI ard E. Haskell, Darrin M. Hanna, Introduction to Digital Design Using Digilent							
FPGA Boards, LBE Books- LLC								
	Samuel C. Lee, Digital Circuits and Logic Design, PHI							
6. Z. Koha	6. Z. Kohavi, Switching and Finite Automata Theory, 2 <sup>nd</sup> ed., 2001, TMH							
Course Plan								
Module	Course content				End			
				Hours	Sem.			
					Exam Marilar			
· · · · · · · · · · · · · · · · · · ·	nalysis of clocked Synchronous Sequential	Networks(CS	SNI)	2	Marks			
			514)		15			
	Idelling of CSSN – State assignment and	reduction		1				
	Design of CSSN			2				
	erative circuits			1				
	SM Chart and its realization			2				
	nalysis of Asynchronous Sequential Circui	ts (ASC)		2				
	low table reduction- Races in ASC			1	15			
	tate assignment problem and the transition	table- Design o	of	2				
	S							
	besign of Vending Machine controller.			2				

FIRST INTERNAL EXAM				
ш	Hazards – static and dynamic hazards – essential	1		
	Design of Hazard free circuits – Data synchronizers	1		
	Mixed operating mode asynchronous circuits	1	15	
	Practical issues- clock skew and jitter	1		
	Synchronous and asynchronous inputs – switch bouncing	2		
IV	Fault table method – path sensitization method – Boolean difference method	2	15	
	Kohavi algorithm	2		
	Automatic test pattern generation – Built in Self Test(BIST)	3		
SECOND INTERNAL EXAM				
V	PLA Minimization - PLA folding	2		
	Foldable compatibility Matrix- Practical PLA	2		
	Fault model in PLA	1		
	Test generation and Testable PLA Design.	3		
VI	CPLDs and FPGAs - Xilinx XC 9500 CPLD family, functional block diagram– input output block architecture - switch matrix	3	20	
	FPGAs – Xilinx XC 4000 FPGA family – configurable logic block - input output block, Programmable interconnect	3	3 20	
END SEMESTER EXAM				

## **Question Paper Pattern** (End semester exam)

## Max. Marks: 100

## Time : 3 hours

The question paper shall consist of three parts. Part A covers modules I and II, Part B covers modules III and IV, and Part C covers modules V and VI. Each part has three questions uniformly covering the two modules and each question can have maximum four subdivisions. In each part, any two questions are to be answered. Mark patterns are as per the syllabus with 50 % for theory, derivation, proof and 50% for logical/numerical problems.

2014